All Enhanced Extended Regular 12 bits 14 bits 16 bits RAM
size
ROM
size
EEPROM
size
Common
SFRs
Features Configuration Bits RAM map SFR map
PIC16F716
CONFIG (address:0x2007, mask:0x20CF, default:0x20CF)
FOSC -- Oscillator Selection bits (bitmask:0x0003)
FOSC = LP 0x3FFC LP oscillator.
FOSC = XT 0x3FFD XT oscillator.
FOSC = HS 0x3FFE HS oscillator.
FOSC = RC 0x3FFF RC oscillator.
WDTE -- Watchdog Timer Enable bit (bitmask:0x0004)
WDTE = OFF 0x3FFB WDT disabled and can be enabled by SWDTEN bit of the WDTCON register.
WDTE = ON 0x3FFF WDT enabled.
PWRTE -- Power-up Timer Enable bit (bitmask:0x0008)
PWRTE = ON 0x3FF7 PWRT enabled.
PWRTE = OFF 0x3FFF PWRT disabled.
BOREN -- Brown-out Reset Enable bit (bitmask:0x0040)
BOREN = OFF 0x3FBF BOR disabled.
BOREN = ON 0x3FFF BOR enabled.
BODENV -- Brown-out Reset Voltage bit (bitmask:0x0080)
BODENV = 25 0x3F7F VBOR set to 2.5V.
BODENV = 40 0x3FFF VBOR set to 4.0V.
CP -- Code Protect (bitmask:0x2000)
CP = ON 0x1FFF Program memory code protection is enabled.
CP = OFF 0x3FFF Program memory code protection is disabled.

This page generated automatically by the device-help.pl program (2017-05-13 09:29:46 UTC) from the 8bit_device.info file (rev: 1.36) of mpasmx and from the gputils source package (rev: svn 1308). The mpasmx is included in the MPLAB X.